Abstract-Recent advances in solid-state semiconductors have led to the development of medium-voltage power converters (e.g., 6-36 kV) which could obviate the need for the step-up transformers of renewable power generation systems. The modular multilevel cascaded converters have been deemed as strong contenders for the development of medium-voltage converters, but the converters require multiple isolated and balanced dc supplies. In this paper, a high-frequency link multilevel cascaded medium-voltage converter is proposed. The common high-frequency link generates multiple isolated and balanced dc supplies for the converter, which inherently minimizes the voltage imbalance and common mode issues. An 11-kV system is designed and analyzed taking into account the specified system performance, control complexity, cost, and market availability of the power semiconductors. To verify the feasibility of the proposed system, a scaled down 1.73-kVA laboratory prototype test platform with a modular five-level cascaded converter is developed and explored in this paper, which converts a 210 V dc (rectified generator voltage) into three-phase 1 kV rms 50 Hz ac. The experimental results are analyzed and discussed. It is expected that the proposed new technology will have great potential for future renewable generation systems and smart grid applications.
I. INTRODUCTION C URRENTLY, there are over 282 GW of wind power generation and over 102 GW photovoltaic (PV) generation installed worldwide. Renewable power plants of more than 10 MW in capacity have thereby become a reality [1] . Since 2011, Enercon has been producing the wind turbine E-126/7500 with a power capacity of 7.5 MW [2] . Currently, Sway Turbine and Windtec Solutions are developing 10-MW wind turbine generators, which are expected to be commercially available by 2015 [2] . However, wind farms cover large areas of land. For example, the land area covered by a 3.6-MW turbine can be almost 0.37 km 2 , such that 54 turbines would cover about 20 km of land area [1] . Offshore wind farms save land rental expense which is equivalent to 10-18% of the total operating and maintenance costs of a wind farm. Therefore, offshore wind farms have attracted considerable interest in recent years. More than 200 PV power plants have already been installed in the world; each of them generating an output of more than 10 MW. Of these plants, 34 are located in Spain and 26 in Germany. The number of PV power plants will continue to rise. The literature indicates that more than 250 PV power plants will be installed within the next few years. Future PV power plants will have higher power capacity. Indeed, some are to have a capacity in excess of 250 MW. These multimegawatt PV power plants require large areas of land. Owing to this, they are usually installed in remote areas, far from cities. The 20-MW PV power plant in Beneixama, Spain, used about 200 SINVERT 100M inverters and installed approximately 100 000 PV modules in a land area of 500 000 m 2 . However, the renewable energy sources have highly variable daily and seasonal patterns, and consumer power demand requirements are also extremely variable in nature. Therefore, it is difficult to operate a stand-alone power system supplied from only one type of renewable energy resource unless there are appropriate energy storage facilities. If enough energy storage capacity is not available, especially in medium-to large-scale systems, a grid-connected renewable power generation may be the only practical solution.
For grid integration, a power-frequency transformer operated at 50 or 60 Hz is generally used in the renewable power generation systems to step up the voltage to the grid voltage levels of 6-36 kV, which results in high capital and installation costs because of its heavy weight and large size. For example, the weight and volume of a 0.69/33 kV, 2.6-MVA transformer is typically in the range of 6-8 t and 5-9 m 3 , respectively. A liquid-filled 2-MVA step-up transformer uses about 900 kg of liquid as the coolant and insulator, which requires regular monitoring and replacement. These levels are critical in offshore and remote area applications, where the cost of installation and regular maintenance is extremely high. In an offshore wind farm, this transformer is usually installed at a height of about 80 m inside the nacelle together with other equipment such as the generator and power converter. This heavy and large step-up transformer significantly increases the weight and volume of the nacelle as well as increasing the mechanical stress of the tower. For example, the foundation size of a 2.3-MW wind turbine is 314 m 2 and the approximate weight is 2000 t or more. The installation cost of an offshore wind farm is, on average, approximately 20% of the capital cost. Typically, the maintenance cost of an offshore wind farm is about 2.3 cents/kW·h. For these reasons, considerable attention has recently been directed toward reducing the weight and size as well as maintenance cost by eliminating the step-up transformer.
With the arrival of new high-power semiconductor devices, new power converter structures are conceived to meet the needs of future medium-or high-voltage converter systems. In this highly active area, the modular multilevel cascaded (MMC) converter topologies and circuits have attracted a high degree of attention for their application in medium-and high-voltage systems [3] [4] [5] [6] [7] . The component numbers of the MMC converters scale linearly with the number of levels, and individual modules are identical and modular in construction thereby enabling highlevel number attainability [8] . Furthermore, in the case of a fault in one of these modules, it is possible to replace it quickly and easily. However, the MMC converter requires multiple-isolated dc sources that must be balanced [9] [10] [11] . Accordingly, its application is not straightforward, especially in renewable power generation systems.
In 2008, a multicoil modular permanent magnet generator (isolated stator coils) was proposed to eliminate the step-up transformers of wind turbine generators [12] . This was validated by a 230-V test rig. This multiwinding generator generates multiple dc supplies for the MMC converter, which requires a special winding arrangement (still at a heavy weight and large volume due to the power-frequency operation) and complicated control strategies. An improved control strategy was proposed and verified on almost the same generator converter system [13] , [14] . In 2010, another approach to eliminate the step-up transformers of wind turbine generators was proposed [15] . A few six-phase generators are placed in the wind turbine nacelle to generate multiple dc supplies for the MMC converter. All the generators are driven by the same wind turbine and each stator winding generates an isolated source for an H-bridge inverter cell of the MMC converter. The MMC converter generates mediumvoltage ac outputs so that the converter can be connected to the medium-voltage network directly. However, these approaches require special modular generators or multiple traditional generators to generate isolated multiple dc supplies for the MMC converter, and introduce electrical isolation problems between the generator and grid.
In recent years, the quasi-Z source inverter has attracted significant attention due to some special features (e.g., the boost and dc/ac conversion can be realized in one active stage and the required capacitance of the passive network can be reduced) [16] , [17] . In 2012, by the combination of a few quasi-Z source inverters into an MMC converter, a medium-voltage PV inverter was proposed [18] , where the quasi-Z source inverters generate dc supplies for the MMC converter. The proposed inverter does not have electrical isolation between the PV array and medium-voltage grid. Multiple isolated highfrequency link-based medium-voltage PV inverter topology was proposed [19] , [20] , where the high-frequency links generate dc supplies for the MMC converter. In these proposed systems, the voltage balancing is the challenging issue since each module is connected to a PV array through a dc/dc converter. In 2012, a common dc-link-based PV inverter was proposed [21] , [22] .
Although this design may reduce the voltage imbalance problem in the grid side, the generation of common dc-link voltage from different PV arrays makes the inverter operation complex and limits the range of the maximum power point tracker (MPPT) operation.
On the other hand, compared with the conventional powerfrequency transformers, the high-frequency transformers have much smaller and lighter magnetic cores and windings, and thus much lower costs [23] . For example, operated at 1.2 kHz, the weight and size of a 3-MW transformer can be less than 8% of an equivalent 50 Hz unit [24] . They have, therefore, already been widely used in the low-voltage applications [25] [26] [27] . Currently, the high switching frequency power insulated gate bipolar transistors (IGBTs) and rectifiers are commercially available (e.g., the Semikron 1200 V, 422 A IGBT SKM300GB12T4 and 1700 V, 330 A fast recovery diode module SKKE330F can be operated at up to 20-kHz switching frequencies). For fabrication of high-frequency transformers, the amorphous material has excellent magnetic characteristics, such as high saturation flux density and relatively low specific core losses at medium to high frequencies [2] . The commercially available amorphous material is Metglas (e.g., the Metglas alloys 2605S3A and 2605SA1), which is manufactured by Hitachi Metals. The saturation flux density of the Metglas alloy 2605S3A is 1.41 T and the specific core loss at 10 kHz sinusoidal excitation of 0.5 T is 20 W/kg. Due to the system requirements and recent advances of power semiconductor devices and magnetic materials, the power electronic transformer (PET) has been receiving significant attentions in the last two decades. Today, MVA level PET has become a reality. In fact, there are currently various MVA level PETs in practical applications. For example, a 1.2-MVA PET is currently in use by the Swiss Federal Railways [28] . As a result, the advanced magnetic material-based common high-frequency link may be the natural choice to generate multiple isolated and balanced dc supplies for the MMC converters.
In this paper, a high-frequency link multilevel cascaded medium-voltage converter is proposed for direct grid integration of renewable sources. The common magnetic-link generates multiple isolated and balanced dc supplies for all of the H-bridge inverter cells of the MMC converter from a single or multiple renewable sources. The grid electrical isolation and voltage imbalance problems are solved through the common high-frequency link. The high-frequency link multilevel cascaded medium-voltage converter-based grid integration system will have the following advantages: 1) no requirement for special or multiple generators for the wind turbine generator systems; 2) a wide range of MPPT operation for PV systems; 3) an inherent dc-link voltage balance due to the common magnetic-link; 4) direct grid connection without using the step-up transformer; 5) an overall compact and lightweight system; and 6) an inherent minimization of the grid isolation problem through the high-frequency link. To verify the feasibility of the proposed system, a scaled down 1.73-kVA laboratory prototype system with a modular five-level cascaded converter is developed and explored in this paper, which converts a 210 V dc (rectified generator voltage) into three-phase 1 kV rms 50 Hz ac. Metglas amorphous alloy 2605S3A and 2605SA1-based 10 kHz magnetic-links are also developed to generate the isolated and balanced 6 dc supplies for the three-phase five-level MMC converter. The design and implementation of the prototype, test platform, and experimental results are analyzed and discussed.
II. PROPOSED MEDIUM-VOLTAGE CONVERTER-BASED DIRECT GRID INTEGRATION SYSTEMS

A. Basic Block Diagram of the Proposed Systems
Figs. 1 and 2 show the basic block diagrams of the proposed systems. In the proposed systems, the available renewable power is converted to a medium/high frequency ac through the medium/high-frequency full-bridge inverter.
For high-power applications, a number of medium/highfrequency full-bridge inverters can be used in parallel. The parallel operation of multiple medium/high-frequency inverters enables the proposed technology to use mature low-rated power and low-cost semiconductor devices. To ensure a fixed grid voltage, a constant output voltage of the inverter is maintained. The inverter output is supplied to the primary windings of a common multiwinding medium/high-frequency link. Each secondary winding is connected with the H-bridge inverter through a bridge rectifier. The number of primary windings depends on the number of sources and the number of secondary windings depends on the number of levels of the MMC converter. The grid electrical isolation and voltage imbalance problems are solved inherently through the common medium/high-frequency link. A field-programmable gate array (FPGA)-based control circuit is used to control the magnitude and phase angle, and to ensure the power quality and stability of the system. In this paper, the phase-shifted carrier and third harmonic injected sinusoidal reference-based pulse width modulation (PWM) scheme is used. Desired output voltage level can be generated by cascading more modules on each phase. A high-level converter results in the elimination of the step-up transformer and lower total harmonic distortion (THD) with lower switching frequency. It also leads to the elimination of the output filters and a reduction in running cost [29] . A high-level number attainability also allows for a lower level dc-link voltage requirement for each H-bridge inverter that serves to eliminate the boosters.
B. Design and Analysis of an 11-kV MMC Converter
If m l is the number of levels of the converter, the number of cascaded modules on each phase can be calculated from
If V ll(rms) is the grid line to line voltage, the minimum dc-link voltage of each H-bridge inverter cell can be calculated from
To determine the nominal dc-link voltage of each H-bridge inverter cell, a voltage reserve of 4% is assumed, i.e.,
If I p(rms) is the inverter phase current, the apparent output power can be calculated from
The highest voltage rating of the commercially available IGBT is 6.5 kV and this is suitable for 2.54 kV or lower voltage converter systems with the traditional two-level converter topology. Although high-voltage devices are available in the market, they are still costly, as shown in Fig. 3 .
The lower voltage devices, such as 0.6-, 0.9-, 1.2-, 1.7-and 2.5-kV IGBTs are not only mature in technology but also cheap. Therefore, the series-parallel connection of low-voltage-rating semiconductors can be a cost-effective solution for mediumvoltage converter applications [29] . The high-number of levels means that medium-voltage attainability is possible so that the renewable generation system can be connected to the medium-voltage ac network directly. It is also possible to improve the output power quality. The component number and control complexity increase linearly with the increase in the number of levels. Therefore, the optimal selection of the number of converter levels is important in order to achieve the best performance/cost ratio for the system. Table I summarizes the converter specifications used for the design and simulation of an 11-kV system.
Each module dc-link voltage of a seven-level topology-based 11-kV converter is 2696 V which may be supported by the 6.5-kV IGBT. Thus, at least seven-level topology is required to design an 11-kV converter. The output power quality of a 21-level converter is good enough to feed into the 11-kV ac grid directly. The cheap 1.7-kV IGBT can be used to design the 21-level inverter. Therefore, 7-level to 21-level MMC converter topologies are considered for 11-kV systems. The device voltage utilization factor (DVUF), ratio of commutation voltage of respective commutation cells V com and device commutation voltage for a device reliability of 100 failures in time (FIT) due to cosmic radiation (V com@100FIT ), is summarized in Table II. Higher DVUF is essential for cost-effective design, since semiconductor cost is the significant figure in medium-voltage converter applications. From Table II , it can be seen that only a few converters have high DVUF. In order to ensure a costeffective design, the converters with level numbers of 9, 11, 15, 19 and 21 for an 11-kV system have been considered for further analysis. The number of arithmetic and logic operations (ALOs) for the switching section and cost of semiconductors are calculated and summarized in Table III . The number of ALOs is used to compare the complexity of the converters. The THD is calculated through the MATLAB/Simulink environment. Fig. 4 shows the output voltage waveforms of the converters with level If y is the given value, y min the minimum value, and y max is the maximum value on a respective row of each converter system, the normalized index value can be calculated from
Table IV summarizes the normalized index values of Table III.  Based on Table IV , the overall performance graphs are plotted and shown in Fig. 6 . For an 11-kV system, the total index value is the lowest at level 19, because there is no significant output power quality improvement and semiconductor cost reduction for converters with more than 19 levels. Furthermore, the component number and control complexity increase linearly with the increase in the number of levels. Therefore, 19-level topology is the optimal choice for an 11-kV power conversion system.
The Semikron IGBT SKM900GA12E4 (1200 V, 1305 A, and switching frequencies up to 12 kHz) can be used to develop the high-frequency inverters. Using these IGBTs, 0.6-MVA inverters can be developed. Such eight parallel inverters may support about 4.76-MVA power. The IGBT SKM600GA176D (1700 V and 400 A) may be used to develop the 11 kV 19-level converter. The fast diode module SKKE330F with 1700 kV and 330 A can be used to implement the module rectifiers of the proposed design. This fast diode can be operated at up to 20 kHz frequencies.
C. Modulation Scheme for MMC Converters
Different types of major reference signals used in the traditional converters can also be employed in the multilevel converter system (e.g., sinusoidal, third harmonic injected sinusoidal, 60
• modulated sinusoidal and trapezoidal) [9] , [10] , [30] . Each has unique advantages and disadvantages. It is possible to reduce the switching losses by reducing the number of switching occurrences in each period. Flatting the top of the reference signal waveforms (e.g., third harmonic injected sinusoidal, 60
• modulated sinusoidal and trapezoidal) not only allows the possibility of switching loss reduction but also increases the range of linear modulation. In this paper, four modulation schemes (e.g., the phase-shifted carriers with sinusoidal references (SPWM), the phase-shifted carriers with third harmonic injected sinusoidal references (THPWM), the phase-shifted carriers with 60
• modulated sinusoidal references (SDPWM), and the phaseshifted carriers with trapezoidal type references (TRPWM)) are applied on 7-level to 19-level MMC converter systems to analyze the performance. Of these four modulation schemes, the THPWM scheme gives the best harmonic performance, as shown in Fig. 7 . The SDPWM and TRPWM schemes have higher lower order harmonic contents than that of the SPWM and THPWM schemes. In addition, the SPWM has shown a higher reduction rate for the high level number.
III. DESIGN OF MEDIUM/HIGH-FREQUENCY LINK
At the beginning, according to the power converter rating, the transformer-link specifications, such as rated power, frequency, excitation current, and voltage, are calculated. The core material is selected according to the availability, system requirements, and cost. From the specifications of the transformer-link and data sheets of core materials, the transformer-link initial parameters are calculated. These parameters are used as initial values of the optimization process. The volume and weight of the transformer need to be optimized by selecting proper parameters. The winding dimensions depend on the diameter and number of the conductors, and winding structure. Single layer winding provides low ac/dc resistance ratios, but it increases the winding and core dimension significantly. For simplicity of the winding process, a toroidal structure core is considered. Different factors are also considered during the selection of core dimensions, such as the winding dimensions, toroid hole reserve for natural cooling, maximum temperature limits, maximum power loss, availability of core material stripe dimensions, leakage inductance, and the possibility to induce an equal voltage in multiple secondary windings. Therefore, the design process involves multiphysics problems with some critical decision-making tasks.
A. Core Material Selection
With the advent of new power semiconductor devices, different soft magnetic materials are conceived with a high magnetic saturation and low power loss to reduce the weight and volume of conventional power transformers. The grain-oriented silicon sheet steels, which are commonly used as the core material for power-frequency transformers, are not suitable for medium/high-frequency applications because of the heavy eddy current loss [31] . The soft ferrites have been widely used in medium-and high-frequency inductors and transformers due to their low price and general availability. Because of the low saturation flux density (only 0.3-0.5 T), which results in the transformer's large size, they are not suitable for large power applications [31] .
On the other hand, the amorphous alloy and nanocrystalline materials have excellent magnetic characteristics for medium/high-frequency applications, such as high permeability, high saturation flux density, and relatively low core losses. The nanocrystalline alloy Vitroperm 55Z has a lower specific core loss than that of Vitroperm 500F. Of the other amorphous alloys, 2605SA1 and 2605S3A, the alloy 2714A has the lowest specific core loss but its saturation flux density is only 0.57 T [32] . Although nanocrystalline alloy has a lower specific core loss than the amorphous alloys, its saturation flux density (about 1 T) is much lower than that of the amorphous alloys 2605S3A and 2605SA1, which are 1.41 and 1.56 T, respectively. The Metglas alloys 2605SA1 and 2605S3A are iron-based material with specific core losses of about 20 and 7 W/kg, respectively, at 10 kHz sinusoidal excitation of 0.3 T, and these are manufactured by Hitachi Metals, Japan. Taking into account the flux density, specific core loss, cost, and availability, the Metglas alloys 2605S3A and 2605SA1 stripe of 20 μm thickness and 25 mm width have been chosen as the core material.
The coefficients (k , m , and n ) of Steinmetz (6) from the datasheet for the Metglas alloy 2605SA1 are experimental results under sinusoidal voltage excitation, where f is the frequency in kilohertz and B the magnitude of flux density in tesla. For this design, new coefficients are calculated by measurements under square wave voltage excitation. The newly derived coefficients and datasheet coefficients are summarized in Table V . Using these two sets of coefficients, the plotted specific core loss curves as shown in Fig. 8 have been compared. About 20-30% extra loss is observed due to the nonsinusoidal excitation waveform 
B. Calculation of Number of Turns
The medium/high-frequency link works with a square wave voltage; thus, according to Faraday's law, a triangular flux is required to generate the square wave voltage as shown in Fig. 9 , where T is the period of excitation voltage, V max the maximum excitation voltage, and ϕ max the maximum flux.
The triangular flux can be modeled mathematically as
If N is the number of turns, the expression of the voltage can be deduced by Faraday's law and (7) as
where
Expression (8) is the mathematical model of the excitation voltage waveform, as shown in Fig. 9 . The rms value of 
If f is the frequency of the excitation voltage, B max is the maximum flux density, and A is the cross-sectional area of the core, then from (9) and (10) the expression of the number of turns can be deduced as
Table VI summarizes the specifications of 1.73 kVA highfrequency links.
C. Winding Wire Selection
The skin and proximity effects increase the ac resistances in high-frequency windings. In a conductor, the ac/dc resistance ratios, K r depends strongly on both the number of layers m and the conductor diameter d. The ac resistance of the mth layer for solid round wires can be represented as follows [33] :
and Fig. 10 shows the ac/dc resistance ratio of an m-layer winding at a 10 kHz excitation current. It shows that at medium or high frequencies, associated with a small skin depth and proximity effect, the number of layers as well as the conductor diameter should be kept as small as possible. Moreover, the insulated strands should be twisted or braided together to equalize the flux linkages throughout the conductors. To achieve this and so as to reduce the winding loss, a Litz wire with small number of layers should be always used in a medium/high-frequency link.
The size of transformer winding copper wire depends on the primary and secondary side currents. If I is the winding current, J is the current density, and S n is the number of isolated strands, the minimum required cross-sectional area of the winding wire single strand can be calculated from
and the diameter can be calculated from
For both primary and secondary windings, the Litz wires with a diameter of 0.4 mm are considered. The Litz wires are prepared with 13 and 3 insulated strands for primary and secondary windings, respectively. When 13 and 3 insulated strands are twisted or braided together, then the overall diameter and cross-sectional area of the Litz wires are 2 and 1 mm, and 3.2 and 0.79 mm 2 , respectively. Hence, the design can be considered in terms of the wire cross-sectional area of 4 mm 2 and 1.2 mm 2 for the primary and secondary windings, respectively.
D. Core Development
The area required by the primary and secondary windings is calculated as
Considering a toroid hole reserve factor of 8 for all the windings, then the minimum required toroid hole area should be 236 × 8 = 1888 mm 2 or 18.88 cm 2 and the inner diameter (ID) should be more than 4.7 cm. Therefore, 6.5 cm ID, 10.5 cm outer diameter, and 2.5 cm height (HT) should be considered for the design. The dimensions of the core are shown in Fig. 11 .
The Metglas sheet was glued with Araldite 2011 on the surface of each layer, providing both the electrical insulation and mechanical bonding. The core volume and mass of Metglas alloy 2605SA1 based core are 133.52 cm 3 and 0.96 kg, respectively. To minimize the proximity effect, the Litz wires are used for windings with a single layer placement. Another high-frequency link is developed with the Metglas amorphous alloy 2605S3A to compare the electromagnetic performance of the alloy 2605SA1-based high-frequency link. The core volume and mass of the alloy 2605S3A-based core are 133.52 cm 3 and 0.98 kg, respectively. Fig. 12 shows the developed highfrequency links with these two different advanced materials. Although the magnetic alloy 2605S3A has lower saturation flux density (about 1.41 T), the medium/high-frequency losses are much lower compared with the magnetic alloy 2605SA1, as reported in Section V.
IV. SWITCHING CONTROLLER FOR THE PROPOSED CONVERTER
A. Application-Specific Integrated Circuit (ASIC), Digital Signal Processor (DSP) and FPGA Technologies for MMC Converters
Three basic technologies have been commonly used for embedded applications: the ASIC, the DSP, and the FPGA [34] . ASICs provide the highest performance, because their design can be optimally configured with respect to the application's requirements. However, the costs of ASIC-based controllers are also the highest, mainly due to the nonrecurring engineering (NRE) costs such as mask manufacturing and the cost of hardware and software development. Compared to an ASIC, the DSP and FPGA technologies have much lower NRE costs. The performance of the DSP technology is limited by the clock rate, and the number of useful operations per clock. In addition, the available DSP can only at present provide about six pairs of PWM channels, which is clearly insufficient for the MMC converter systems. In comparison with the DSP technology, the advanced FPGA technology gives 10-100 times faster processing speed. Moreover, the FPGA may provide multiple PWM generators according to the converter requirements. Unlike the DSP, which runs a sequential program in its microprocessor, an FPGA may run all the operations in parallel with the clock signal, i.e., all the gate pulses can be updated at the same time. Therefore, the FPGA technology will be a natural choice to design a fully digital switching controller for the MMC converters.
B. Design Techniques with the FPGA Technology
Various design techniques and software environments are available for the modeling of switching control schemes with the FPGA technology. The most commonly used design techniques are as follows: 1) modeling the switching circuit and target system in the MATLAB/Simulink environment and generation of the programming file with the HDL coder; and ii) modeling the switching circuit and target system in the MATLAB/Simulink environment and generation of the programming file with the System Generator. In order to verify the performance of generated very high speed integrated hardware description language (VHDL) code in the simulation environment, the ModelSim and PSIM with ModCoupler represent the available options. These techniques require special software such as the HDL coder, System Generator, PSIM, and ModelSim, which increases the development time and cost. In this paper, the most common software such as the MATLAB/Simulink and Xilinx ISE-based design technique is used which may save the development time and cost of the switching controller. The developed switching scheme can be used for any converter configuration with minimum changes in the software environment. The Simulink and Xilinx ISE 13.2 Design Suite software based an alternative design technique is illustrated in Fig. 13 .
In this technique, the switching control scheme with target system is first modeled in the MATLAB/Simulink environment. After getting a satisfactory performance from Simulink, the updated model is used for behavioral modeling of the switching controller in the Xilinx ISE environment. After getting satisfactory simulation results, the design is implemented and verified with timing simulation. Before connecting with the target system, the gate signals are measured and these are found highly consistent with the Simulink results and the theoretical values.
C. Design of the Switching Controller
The comparator module compares the carrier signal with the respective reference signal and generates control pulses including reasonable dead time as required by the switching devices. An onboard crystal (e.g., 50 MHz) is used for a clock source and a clock divider reduces the clock frequency. A look-up table (LUT) is used to generate the reference signals, which makes the control circuit totally digital and integrated. The basic architecture of the switching controller is illustrated in Fig. 14 .
In total, there are eight switching devices in a phase of a threephase five-level MMC converter, requiring eight gate pulses to drive them. Including the inverted carrier signals, a total of four carriers are able to generate four gate pulses when comparing them with a reference signal. The other four gate pulses can be generated by just inverting these four gate pulses with a consideration of dead time.
A clock divider is used to reduce the crystal frequency before it is used to clock the counter unit. In this paper, 1.5 kHz and 50 Hz frequencies are considered for the carrier and reference signals, respectively (e.g., the carrier is set 30 times fast as the reference signal). For the 9-bit up-down counter, the total number of steps in a PWM period is 2 × 2 9 = 1024. If switching frequency 1.5 kHz is considered, then the required counter clock frequency is 1024 × 1.5 × 10 3 Hz. Therefore, the clock divider value k 1 for a system clock frequency of 50 MHz is given by
In this paper, the value of k 1 has been considered to be 32 and with this value the switching frequency is calculated at 1.525 kHz. The up-down counter and compare unit combination generates a pulse center aligned within the PWM period. The center-aligned PWM has advantages over the edge-aligned PWM in that the outputs that control the inverter are not all switching ON at the same time, at the beginning of every period, as they would do with the edge-aligned PWM. This can help reduce noise on the converter power lines, thus increasing conversion efficiency.
The frequency of the reference sine wave can be increased by skipping entries in the sine LUT as the angular resolution depends on the number of entries for a cycle. If A r is the amplitude of the reference signal, ψ is the phase angle, and n i varies from 0 to L-1, the sample value can be calculated as
In order to keep the output span positive between 0−A, the sample value stored in the LUT can be expressed as
The clock divider may determine the frequency of the reference signals. For example, if there are 256 entries in the LUT, to generate a 50 Hz reference signal from 256 entries using the 50 MHz clock, the clock divider value k 2 is given by
The sample values of the reference signals can be calculated from (22) . The reference signals for phases A, B, and C can be generated by considering the values of ψ as 0
• , 120
• and -120
• , Fig. 15 . Detailed power conversion circuit with three-phase five-level converter: for simplicity, single high-frequency inverter is considered.
respectively. A VHDL code-based program is used to create the LUT, which contains the sine reference.
V. EXPERIMENTAL VALIDATION AND RESULT ANALYSIS
To verify the feasibility of the proposed power conversion system, a scaled down laboratory prototype 1.73-kVA test platform is developed with a five-level MMC converter, which converts a 210 V dc (rectified generator voltage) into three-phase 1 kV rms 50 Hz ac. The Semikron compact IGBT module SK30GH123 with Semikron isolated driver SKHI 20opA is used to develop the MMC converter. Fig. 15 shows the detailed power converter circuit with a three-phase five-level MMC converter.
Two modules are cascaded on each phase and each module consists of a bridge rectifier and an H-bridge inverter. The power density, switching loss, control complexity, and semiconductor cost are the significant factors, affecting the design of medium/high-frequency link-based dc/dc power conversion. Different circuit topologies were proposed in the recent years to improve the performance of the dc/dc power converters [35] [36] [37] [38] [39] . The dual active bridge (DAB) converter topology has received a lot of attention due to the lower switching losses [40] [41] [42] [43] . In the DAB converter topology, a total of four additional switches are needed for each dc/dc conversion stage, which not only increases the system cost but also increases the control complexity as opposed to topologies which use a simple diode bridge rectifier at the output. The semiconductor cost and control complexity become critical for medium-voltage converter systems, where several parallel dc/dc converters are necessary (e.g., 27 dc/dc converters are required for a 19-level system). On the other hand, a very short recovery time (e.g., 25 ns) high performance fast recovery power diodes are now available in the market. Owing to this, the fast recovery diode rectifier-based dc/dc converter topology is considered for the proposed system. The 10-kHz frequency links with single primary and six secondary windings are developed to generate the balanced isolated six dc supplies for a three-phase five-level MMC converter. Fig. 16 shows a photograph of the experimental setup. Table VII summarizes the specifications of the converter system.
A. High-Frequency Inverter
The gate pulses for the high-frequency inverter were measured, as shown in Fig. 17 , and compared with the simulation results. The measured pulses were found to be highly consistent with the simulation results. The percentage of duty cycle, D % can be calculated as
The expected time period T and frequency f H of the mediumfrequency inverter can also be calculated as 
The primary and secondary voltages of the high-frequency links were measured and the voltage transformation ratios were calculated, as summarized in Table VIII . The calculated voltage transformation ratios were found highly consistent with the theoretical values. Fig. 18 shows the voltage waveforms of the primary and secondary sides of high-frequency links. Due to the formation of the parasitic elements around the IGBTs, small voltage oscillations were observed. These small oscillations may be ignored. The Tektronix DPO 2024 digital phosphor oscilloscope with a P5200 high voltage differential probe and the Tektronix TCPA300 current probe are used to observe the voltage and current waveforms.
B. Module Rectifier
The IXYS fast recovery (25 ns) dual diode module DSEE15-12CC is considered for the development of the module rectifier. Fig. 18 also shows the measured voltage waveform of the fast recovery diode-based rectifier (before the filter circuit). If we assume the capacitor discharge rate will remain constant at the dc level, the peak-to-peak ripple voltage V r (p−p) can be approximated by a waveform as shown in Fig. 19 (the bottom figure) , which has a peak-to-peak value of ΔV o and a time period of T r and is centered around the dc level. If I dc is the output rectifier average current, f s is the source voltage frequency, V dc is the output rectifier dc output voltage, D off is the diode off time or capacitor discharge time factor, γ is the ripple factor, and C is the minimum value of the capacitor, then the peak to peak and rms output voltages can be deduced as
and
Hence, the ripple factor can be deduced as
From (29), the minimum value of the capacitor can be calculated as
The outputs of each secondary voltage and the dc-link voltages (after the filter circuit) were found approximately equal, which can serve satisfactorily as the isolated and balanced dc sources for the MMC converter. Fig. 20 shows that the total loss (core loss plus copper loss) of all secondary windings of the Metglas amorphous alloy 2605SA1-based high-frequency link measured at different excitation frequencies ranging from 6 to 12 kHz is almost the same. Such a similarity is obligatory to generate multiple balanced dc sources for the MMC converters.
C. High-Frequency Link
A Voltech PW3000A universal power analyzer was used to measure the total loss. From the oscilloscope data, the copper loss of each winding at different excitation frequencies ranging from 6 to12 kHz was calculated by using the dc resistances (0.024 Ω for the primary and 0.16 Ω for the secondary), since the ac/dc resistance ratios, K r , in this design are almost unity due to the use of Litz wires. The magnetic field intensity and magnetic flux density are calculated by measuring the "Primary-P" coil excitation current and the open-circuit terminal voltage of the secondary side "Secondary-D" coil. As the coils are uniformly wound on the toroidal core, the magnetic field intensity H and magnetic flux density B within the core can be considered as uniform. By using Ampere's law, the field intensity can be calculated as (31) where N 1 is the number of turns in the primary coil, i(t) the excitation current, and l e the mean length of the core. By using Faraday's law, the magnetic flux density in the core can be calculated as
where N 2 is number of turns in the pick-up coil (Secondary-D), A e the cross-sectional area of the core, and V L the pick-up coil voltage. Different magnitudes of the excitation current at 10 and 6 kHz are applied to the primary windings. The specific core loss against flux density of the Metglas amorphous alloys 2605S3A was measured and compared with the core loss of alloy 2605SA1. Fig. 21 shows the specific core loss of the magnetic alloys 2605S3A and 62605SA1 with square wave input excitation voltage. The measured specific core loss of alloy 2605S3A was 92 W/kg at 10 kHz square wave excitation of magnitude 0.73 T, In comparison with alloy 2605SA1, the 2605S3A shows a slightly narrower B-H loop, i.e., lower core loss. The maximum flux density is analyzed at different temperatures ranging from 23 to 120
• C. It remains approximately constant for this temperature range. The FLUKE infrared temperature probe 80T-IR and FLIR infrared thermal imaging camera i7 were used to measure the temperature of the high-frequency links. Fig. 23 shows the thermal images of the high-frequency links.
D. Switching Controller
The switching scheme is implemented with an XC3S500E FPGA. The PWM gate pulses from FPGA are 3.3 V, which is insufficient for the IGBT drivers used. Driver ICs TC4427A are used to increase the voltage level to the desired value (TC4427A can support up to 18 V). A photograph of the extra driver circuit is shown in Fig. 24 .
The gate pulses for an H-bridge inverter of a five-levelmodular-cascaded converter are illustrated in Fig. 25 . The measured switching frequency of the switching signals is 1.525 kHz, which precisely matches the theoretical result. Pulse patterns are also verified with theoretical results as well as the MAT-LAB/Simulink and Xilinx ISE simulation results and they are found highly consistent. 
E. High-Frequency Link Multilevel Cascaded Converter
Gate pulses are applied to the switching devices of the converter and the output phase voltage and line current are measured, and they are found satisfactory. Fig. 26 depicts the output phase voltage and line current of the prototype converter. Each level of the output voltage contains a number of PWM pulses. The line voltages of the prototype converter were measured and were found highly consistent with the simulation results. The measured line voltage waveforms before the filter circuit are illustrated in Fig. 28. Fig. 29 shows the simulation results. The LC filter circuit is designed with the 3 mH MTE RL 00401 reactor and 6 μF RS MR-P-MC-S-NF capacitors. In each phase, three capacitors are connected in series, which provides equivalent 2 μF capacitance with a rated voltage at 1.32 kV. As measured, before the filter circuit, the three-phase nine-level output voltage (line to line) waveform contains about 19% THD. The frequency spectrum of the line voltage (before the filter circuit) is shown in Fig. 30 .
The line voltages were also measured after the filter circuit, and they were found consistent with the simulation results. The line voltages after the filter circuit are shown in Fig. 31 and their corresponding simulation voltage waveforms are shown in Fig. 32 . As measured, after the filter circuit, the output voltage waveform contains about 2.75% THD. The frequency spectrum of the line voltage after the filter circuit is shown in Fig. 33 . The line currents were measured and compared with theoretical as well as simulation results, and they were found almost the same. The line current waveforms are shown in Fig. 34 and their frequency spectrum is depicted in Fig. 35 . As measured, the line current waveform contains about 2.70% THD.
If f c M and f c 2 are the carrier frequencies of the multilevel and two-level inverters, then the switching losses in a two-level inverter would be f c 2 /f c M times higher than that of a multilevel inverter. Usually, f c M is more than 20 times lower than that of f c 2 . The device commutation voltage of the m l -level inverter is (m l − 1) times lower than that of a device in the two-level inverter. The on-state saturation voltage of an IGBT and forward voltage of a diode are highly dependent on device voltage ratings and significantly affects the conduction losses of the converter [44] . For these reasons, although the multilevel inverter uses a large number of devices, the total conduction loss is similar to the two-level inverter with the same power conditions. Due to lower switching losses, the total loss of a multilevel inverter is much lower than that of a two-level inverter with the same power conditions.
As calculated, the multilevel inverter section of the proposed converter gives about 80% efficiency at 20% rated load. The efficiency reaches 90% at about 50% rated load. Almost 95% efficiency was measured with the fully rated power condition. The overall efficiency of the whole system was also calculated. The overall efficiency was much lower than that of the multilevel inverter section due to the significant power losses in the 10 kHz inverter, high-frequency link, and fast recovery rectifiers. Efficiency was evaluated at about 58% with the 20% rated power. The overall efficiency increases to 70% at about 50% rated power.
The full load overall efficiency of the proposed system was measured at 76%. Compared with the traditional two-level converter about 15% lower efficiency was evaluated. Although the proposed system gives 15% lower efficiency than that of a twolevel converter, it is still similar to a two-level converter-based traditional system, because the traditional system uses two additional main components (i.e., line filter and the power-frequency step-up transformer). The step-up transformers and harmonic neutralizing filters produce about 50% of the total losses and occupy up to 40% of the system volume [5] . With the proposed converter, the elimination of the heavy and large step-up transformer and line filter will enable large cost savings in terms of the installation, running, and maintenance of renewable power generation systems.
VI. CONCLUSION
The multiple secondary windings medium/high-frequency link can be a good solution to provide multiple isolated and balanced dc supplies for the MMC converter and to ensure electrical isolation between grid and renewable generation systems. The modern FPGA-based switching controller may solve the control complexity of the MMC converters. In this paper, the proposed medium-voltage system has been validated by a scaled down three-phase 1-kV system with a five-level MMC converter topology. The same concept can be used to model the 11-kV system with the 19-level MMC converter topology. The switching scheme and design technique can be used for any other converter with minor modifications in the software environment. All the devices in the proposed system are lowvoltage medium power rated, which are mature in terms of technology. The carrier frequency of the multilevel inverter is 1 kHz or lower. Only the medium/high-frequency inverter requires medium/high-frequency switching devices (e.g., 1-10 kHz) and these are commercially available.
